Cache Error Checking and Correction (ECC)

Error checking and correction (ECC) DRAM technology protects the data while it is in cache. The ECC scheme generates 8 bits of check data for every 32 or 64 bits of regular data transferred. The Smart Array memory controller uses this information to detect and correct data errors originating inside the DRAM chip or across the memory bus.